SN75LVCP600Sの購入情報と機能
| この部品の機能は「SN75LVCP600S 1.5- 3.0- and 6.0-Gbps SATA/SAS Redriver (Rev. A)」です。 |
|
|
製品の詳細 ( データシート PDF )
| 部品番号 | 部品情報 | メーカー | PDF / カテゴリー |
|---|---|---|---|
| SN75LVCP600S Driver | SN75LVCP600S 1.5- 3.0- and 6.0-Gbps SATA/SAS Redriver (Rev. A) |
Texas Instruments |
|

PDF and Buy Now
関連検索結果
| 部品番号 | 部品情報 | メーカー | |
|---|---|---|---|
| SN74LS166 | LOW POWER SCHOTTKY SN74LS166 8-Bit Shift Registers
The SN74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified. The LS166 is a parallel-in o |
ON Semiconductor |
![]() |
| SN74S558 | (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers http:, , ,
http:, , ,
http:, , ,
http:, , ,
http:, , ,
http:, , ,
http:, , ,
http:, , ,
http:, , ,
http:, , ,
|
![]() Monolithic Memories |
![]() |
| SN74L74N | Dual D-Type Flip-Flop |
![]() ETC |
![]() |
| SN74LS109 | LOW POWER SCHOTTKY SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop
The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connec |
ON Semiconductor |
![]() |
|
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
|
|


