SLG2016の購入情報と機能
| この部品の機能は「Alphanumeric Intelligent Display DEVICES WITH MEMORY/DECODER/ DRIVER」です。 |
|
|
製品の詳細 ( データシート PDF )

PDF and Buy Now
関連検索結果
| 部品番号 | 部品情報 | メーカー | |
|---|---|---|---|
| SLGSSTVF16859V | DDR 13 to 26 Bit Registered Buffer SLGSSTVF16859H, V
DDR 13 to 26 Bit Registered Buffer
Applications: PC1600, 2100, 2700, 3200 DDR memory modules 1:2 Outputs for stacked DDR DIMMS SSTL_2 compatible data registers Features: Compatible with JEDEC standard SSTV16859 Differential Clock inputs SSTL_2 data input signaling Supports |
![]() Silego |
![]() |
| SLG8SP513 | Clock Synthesizer SLG8SP513
Clock Synthesizer for Intel Mobile PCI-Express Chipset
Features
Low Power CK505 compatible clock synthesizer
SLG8SP513 is a cost reduced CK505 with integrated voltage regulator for mobile applications
Scalable Low Voltage VDD I, O (3.3V to 1.05V) to reduce power consumption
Low Power |
![]() Silego Technology |
![]() |
| SLG505YC264C | Clock Synthesizer SLG505YC264C
Clock Synthesizer for Intel PCI-Express Gen2 Chipset
Features
SLG505YC264C is fully compliant to Intel CK505 clock specification revision 1.0 SRC clocks compliant to PCI-Express Gen2 reference clock requirement (except SRC_0 and SRC_1) TME (Trusted Mode Enable) input to disable over |
![]() Silego |
![]() |
| SLGSSTU32864E | DDR2 Configurable Registered Buffer SLGSSTU32864E
DDR2 Configurable Registered Buffer
Features: Compatible with JEDEC standard SSTU32864 Differential Clock inputs SSTL_18 Clock and data input signaling Output circuitry minimizes effects of SSO and unterminated lines LVCMOS input levels on control and RESET pins 1.7V-1.9V Supply |
![]() ETC |
![]() |
|
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
|
|



