DM74LS645Nの購入情報と機能
| この部品の機能は「Octal Bus Transceiver」です。 |
|
|
製品の詳細 ( データシート PDF )

PDF and Buy Now
関連検索結果
| 部品番号 | 部品情報 | メーカー | |
|---|---|---|---|
| DM74S473 | (512 x 8) 4096-Bit TTL PROM DM74S473 (512 x 8) 4096-Bit TTL PROM
November 1990
DM74S473 (512 x 8) 4096-Bit TTL PROM
General Description
This Schottky memory is organized in the popular 512 words by 8 bits configuration A memory enable input is provided to control the output states When the device is enabled the outputs repre |
National Semiconductor |
![]() |
| DM74LS247 | BCD to 7-Segment Decoder/Driver with Open-Collector Outputs DM74LS247 BCD to 7-Segment Decoder, Driver with Open-Collector Outputs
March 1998
DM74LS247 BCD to 7-Segment Decoder, Driver with Open-Collector Outputs
General Description
The ’LS247 has active LOW open-collector outputs guaranteed to sink 24 mA. It has the same electrial characteristics and pi |
Fairchild Semiconductor |
![]() |
| DM7490A | Decade and Binary Counters DM7490A Decade and Binary Counters
August 1986 Revised March 2000
DM7490A Decade and Binary Counters
General Description
The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count |
Fairchild Semiconductor |
![]() |
| DM74S174 | Hex/Quad D Flip-Flop DM74S174 DM74S175 Hex, Quad D Flip-Flop with Clear
August 1986 Revised April 2000
DM74S174 DM74S175 Hex, Quad D Flip-Flop with Clear
General Description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop lo gic. All h ave a d irect cle ar input, and the |
Fairchild Semiconductor |
![]() |
|
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
|
|
